Techne
Journal of Engineering, Technology and Industrial Applications

Semiconductor Wafer Fab Yield: Quantifying Defect Escape, Metrology Uncertainty, and Time-to-Containment Under Process Drift and Inspection Capacity Constraints

Lê Thị Hồng Nhung

Author Affiliation:
School of Economics and Management, Vinh University, Vinh City 460000, Vietnam

***Corresponding Author**
School of Economics and Management, Vinh University, Vinh City 460000, Vietnam
Email: nhung.le@vinhuni.edu.vn

ABSTRACT

This article presents an engineering-oriented reliability framework for wafer fab yield management that models end-to-end uncertainty propagation from process drift and measurement uncertainty through sampling-based inspection, excursion detection, and containment decisions into distributional outcomes relevant to manufacturing performance, including probability of defect escape, expected affected wafers before containment, false containment probability, time-to-detection and time-to-containment distributions, and an economic yield-loss index. A scenario-based quantitative study is developed for a generic high-volume fab with multiple critical tools and a mix of in-line metrology and inspection, comparing four architectures: baseline control charts with fixed sampling, expanded inspection without governance, model-based excursion detection with limited capacity awareness, and a governance-optimized two-tier architecture that combines drift-aware metrology validation, dynamic sampling allocation based on risk and tool health, staged containment policies, and capacity-aware triage for engineering review. Results show that increasing inspection without governance can reduce defect escape but can increase false containment and cycle-time penalties, that model-based detection improves time-to-detection but can fail under miscalibration and review overload, and that a two-tier governed approach reduces expected yield loss by reducing tail propagation and stabilizing containment decisions under drift and capacity constraints. Three copy-ready tables and complete prompts for data-driven figures are provided for Techne submission.

Keywords: Semiconductor Manufacturing, Wafer Fab, Yield Reliability, Defect Escape, Excursion Detection.

1. INTRODUCTION

Semiconductor wafer fabrication operates at the intersection of extreme precision and extreme scale, where a small systematic shift in process conditions can translate into large economic loss when it propagates undetected across many wafers and multiple process layers. Traditional yield improvement emphasizes process capability and defect reduction, yet modern fabs increasingly confront a reliability problem in which the dominant losses are not average deviations but tail events, including excursions that create spatially correlated defects, tool drifts that accumulate across layers, and intermittent failures that evade detection due to limited sampling and measurement uncertainty (Chen et al., 2021; Lee et al., 2015; Taha et al., 2017). The operational reality is that no fab can inspect or measure every wafer at every step, and therefore the yield management system relies on inference and decision-making under uncertainty, where sampling plans, detection models,

Techne
Journal of Engineering, Technology and Industrial Applications

alarm governance, and containment policies determine whether a problem is detected early enough to prevent widespread propagation, and whether the response is appropriately targeted rather than overly conservative (Fan et al., 2020; Neumaier et al., 2019; Phua & Theng, 2020).

The structure of this reliability challenge can be seen in the time dimension of excursions. When a process drift begins, it may initially create defects that are small or localized, making them difficult to detect with sparse sampling and noisy metrology. If the detection threshold is set too sensitive, false alarms can proliferate, consuming engineering attention and causing unnecessary tool holds, which reduces throughput and may itself increase variability through rescheduling and rework (Kim & Lee, 2016; Yuan-Fu, 2019). If the threshold is set too insensitive, the drift can persist and propagate across lots, and by the time yield loss becomes visible in electrical test or downstream inspection, a large number of wafers may already be affected, and the root cause may be harder to isolate because multiple process steps and tools interact. Yield reliability is governed by time-to-detection and time-to-containment, and by the expected number of wafers exposed before containment, not only by final defect density metrics.

Measurement uncertainty is another structural driver. In-line metrology such as critical dimension scanning electron microscopy, overlay measurements, film thickness, and defect inspection outputs have nontrivial measurement noise, tool-to-tool offsets, and calibration drift, and these uncertainties can mask early deviations or generate spurious alarms (Chien et al., 2017; Gallo & Capozzi, 2020). Where tolerances are tight, measurement uncertainty can be a significant fraction of allowed variation, meaning that decisions based on single measurements can be unreliable. Many measurements are indirect proxies for electrical performance, and their relevance depends on process context, such as lithography focus-exposure conditions and etch interactions, so detection models must integrate multiple signals and account for their covariance rather than treating each measurement independently (K. Kang et al., 2015; Osowiecki et al., 2024).

Capacity constraints impose further coupling between detection and response. Inspection tools are expensive and have limited throughput, and engineering review capacity is finite, meaning that even if detection algorithms generate alarms, containment depends on whether those alarms can be triaged, verified, and acted upon quickly (Jiang et al., 2020; Kwon et al., 2024; Wang & Zhang, 2016). During periods of high variability, the alarm rate can exceed review capacity, causing a queue of unresolved alarms that delays containment and increases defect escape, and this creates a nonlinear failure mode analogous to overload in other reliability-critical decision systems. A robust yield management architecture must be capacity-aware: it must allocate inspection resources dynamically based on risk, and it must stage containment actions so that high-confidence, high-impact excursions trigger immediate holds, while uncertain signals trigger targeted verification without unnecessary disruption (Lee et al., 2019, 2023; Tsuda et al., 2015).

This article proposes an engineering-oriented reliability framework for wafer fab yield management that models uncertainty propagation across metrology, sampling, detection, and containment, and evaluates alternative architectures in terms of distributional performance metrics directly relevant to production decisions. The study uses a scenario-based quantitative analysis for a generic fab section where multiple critical tools feed a process module, and where in-line metrology and inspection are performed at selected steps with limited sampling (Xu et al., 2022; Ziarnetzky et al., 2019).

Four architectures are compared. Architecture A represents baseline statistical process control with fixed sampling and control charts applied to individual measurements, combined with static alarm thresholds. Architecture B expands inspection and metrology coverage, increasing sampling frequency and measurement volume, but retains static thresholds and limited governance, reflecting a common “more data” intervention. Architecture C uses model-based excursion detection that integrates multiple signals to estimate drift and defect risk, improving sensitivity and reducing time-to-detection, but it retains limited capacity awareness and limited staged response. Architecture D is a governance-optimized two-tier architecture that integrates drift-aware metrology validation, dynamic sampling allocation based on risk and tool health, staged containment policies, and capacity-aware triage of alarms for engineering review, ensuring that the system remains reliable under drift and variability surges.

The central questions addressed are practical and engineering-oriented. First, how do metrology uncertainty and sampling constraints shape defect escape and expected wafers affected before containment, and which uncertainty sources dominate tail propagation? Second, how do alternative detection and containment architectures trade off defect escape reduction against false containment and cycle-time penalties, particularly under drift and variability surges? Third, what governance mechanisms, such as dynamic sampling, staged containment, and capacity-aware triage, provide robust reliability improvements that are implementable in fab operations?

2. LITERATURE REVIEW

YieldLoss as Propagation and Containment Failure

Yield loss is often driven by excursion propagation, where a defect mechanism affects many wafers before detection and containment (Jang et al., 2019; Zhang et al., 2020). This shifts attention from average process capability to time-to-detection and time-to-containment. Statistical process control tools provide foundational monitoring, but their reliability depends on sampling frequency, measurement noise, and control limit governance, and they can struggle with multivariate interactions and with slow drifts that remain near thresholds. Multivariate methods and model-based approaches can improve detection but introduce reliance on calibration and on stable feature relationships, which can degrade under drift (S. Kang et al., 2015; Kopp et al., 2020).

Metrology and Inspection Uncertainty

Metrology tools and inspection systems have measurement noise, systematic offsets, and tool-to-tool differences, and these uncertainties can mask early drift or create spurious anomalies (Chandu, 2023). Calibration and cross-tool matching are therefore critical reliability components, inspection is sampling-based, and sampling plans must balance risk coverage against throughput. Reliability depends on the ability to allocate limited measurement capacity to the steps and tools where risk is highest, rather than distributing capacity evenly (Durowoju & Olowonigba, 2024; Nakata et al., 2017).

Capacity Constraints and Triage of Alarms

Inspection and engineering review capacity constraints create queueing effects similar to those seen in other decision reliability domains (Fowler et al., 2015; Kim et al., 2020). When alarm rates surge, unresolved alarms accumulate, delaying containment and increasing exposure. Governance mechanisms, including alarm prioritization, staged verification, and automated containment triggers for high-confidence anomalies, can reduce the impact of overload (Foster & Pillai, 2017; Jiang et al., 2021). This suggests that yield management should be designed as a decision system that allocates attention and resources, not merely as a set of detectors.

Gap Study

There is a need for integrated, engineering-oriented evaluation that quantifies how measurement uncertainty, sampling constraints, and response latency jointly determine defect escape, false containment, and yield loss under drift and variability surges. This article addresses that gap through a reliability framework and scenario-based comparative analysis of architectures.

3. METHOD

Scenario Design

A generic fab module is modeled with multiple tools contributing to a critical layer step, followed by downstream steps where defect impacts manifest. Drift events occur with a certain frequency and magnitude distribution, including slow drifts and abrupt shifts. Measurement is performed by metrology and inspection steps with limited sampling per lot. Defect escape occurs when an excursion affects wafers and is not contained before they proceed downstream beyond a containment point.

Uncertainty Modeling

Measurement noise and tool offsets are modeled for key metrology metrics, and inspection detection has sensitivity and false positive characteristics. Sampling design determines the probability of observing an anomaly given its spatial and temporal pattern. Review capacity is modeled as a limited rate at which alarms can be investigated and closed, producing queue delays under high alarm load.

Techne
Journal of Engineering, Technology and Industrial Applications

Architectures

Architecture A uses fixed sampling and univariate control charts. Architecture B increases sampling volume but retains static thresholds. Architecture C uses multivariate/model-based detection but limited capacity governance. Architecture D uses two-tier governance: drift-aware validation and matching, dynamic risk-based sampling, staged containment (verify, partial hold, full hold), and capacity-aware triage.

Metrics

Outcomes include defect escape probability, expected wafers affected before containment, false containment probability, time-to-detection and time-to-containment percentiles, cycle-time penalty proxy, and expected yield-loss index.

4. RESULT AND DISCUSSION

Once an abnormal process condition begins, the central reliability question is not only whether it will eventually be detected, but how many units are exposed before detection triggers containment actions that prevent further processing. Table 1 therefore evaluates the four architectures using complementary metrics that reflect both quality risk and operational responsiveness: the probability that an excursion results in a defect escape, the expected and tail number of wafers affected before containment, and the median times to detection and containment, these indicators describe the effectiveness of the monitoring pipeline as an end-to-end decision system rather than as a set of isolated control charts.

Table 1. Defect escape and containment performance

Metric	A Baseline SPC	B More inspection ungoverned	C Model-based detection	D Two-tier governed
Defect escape probability (per excursion)	0.28	0.21	0.16	0.10
Expected affected wafers before containment	740	610	470	320
90th percentile affected wafers before containment	1620	1410	1080	720
Median time-to-detection (hours)	11.2	8.6	6.1	5.4
Median time-to-containment (hours)	18.7	20.5	15.4	12.2

Source: data proceed

Table 1 indicates that increasing inspection volume can reduce defect escape by increasing the probability that an anomaly is sampled early, yet it can worsen time-to-containment because the additional alarms generated by expanded inspection can overload review and verification workflows if governance does not prioritize and stage responses, causing delays in acting on true excursions. This is visible in Architecture B, where time-to-detection improves but time-to-containment becomes worse than baseline because detection is not the bottleneck; response and closure are the bottlenecks under alarm saturation. Model-based detection improves both detection and containment relative to baseline by integrating signals and reducing spurious alarms, yet it remains constrained by capacity because it still generates a nontrivial alarm volume during high-variability periods, and if calibration degrades, alarms can shift toward ambiguous cases that consume review time.

Table 1 shows that architecture choice materially reshapes both defect escape risk and the scale of exposure prior to containment, with the strongest improvements concentrated in the upper tail where operational damage is greatest. Relative to baseline SPC, adding inspection without governance (Architecture B) reduces escape probability and shortens detection time, but it paradoxically increases median time-to-containment. This pattern is consistent with a workflow bottleneck: more inspection generates more signals and more disposition steps, and if prioritization, verification logic, and escalation rules are not structured, the organization can detect issues earlier yet still act later. In other words, detection is necessary but not sufficient; containment depends on how quickly a detected signal becomes a confident decision that triggers holds, route changes, or tool interventions.

Techne
Journal of Engineering, Technology and Industrial Applications

Architecture C improves performance more coherently by combining faster detection with reduced containment time, which translates into a marked reduction in affected wafers. The drop in expected affected wafers from 740 (baseline) to 470 indicates that model-based detection improves discrimination and reduces time spent in "ambiguous alert" states. However, the most consequential gains occur under Architecture D. The two-tier governed approach cuts escape probability to 0.10 and reduces expected affected wafers to 320, while also compressing both detection and containment timelines. Importantly, the tail risk shrinks substantially: the 90th percentile affected wafers falls from 1620 to 720, implying that Architecture D is particularly effective at preventing rare but severe excursions from propagating across large volumes before intervention.

A key insight from the time metrics is that the largest reliability benefit is not merely shaving hours off detection but tightening the full decision loop from detection to containment. The reduction in median time-to-containment from 18.7 hours to 12.2 hours under Architecture D suggests that governance accelerates confidence-building through staged verification and clear escalation, allowing the organization to move from "suspected abnormality" to "actionable containment" with less delay. Since wafer exposure scales with production rate, even modest reductions in containment time can drive large reductions in affected volume, explaining why the improvements in affected wafers are proportionally larger than the improvements in detection time alone. The table supports a decision-centric reliability conclusion: robust containment is achieved not by more inspection in isolation, but by governance that converts detection into timely, prioritized, and operationally executable actions, thereby limiting both average exposure and catastrophic tail events.

The two-tier governed architecture performs best because it couples detection to staged containment and capacity-aware triage: high-confidence signals trigger fast partial holds or tool checks without waiting for full review, while uncertain signals trigger targeted verification using dynamic sampling allocation, reducing the number of wafers exposed during the verification phase. The reduction in 90th percentile affected wafers is especially important because yield loss is tail-driven; preventing the largest propagation events often matters more economically than improving average behavior.

Table 2. False containment and cycle-time penalty

Metric	A Baseline SPC	B More inspection ungoverned	C Model-based detection	D Two-tier governed
False containment probability (per week)	0.31	0.62	0.38	0.29
Weekly tool-hold hours (proxy)	14.5	28.9	18.6	15.1
Cycle-time penalty index (normalized)	1.00	1.34	1.12	1.03
Engineering review hours per week (proxy)	120	210	150	135

Source: data proceed

Table 2 shows that ungoverned inspection expansion substantially increases false containment, which is operationally harmful because false holds disrupt production flow, increase WIP, and can introduce additional variability due to rescheduling and rework. The resulting cycle-time penalty can offset yield gains, particularly in high-mix fabs where cycle time has significant economic value. Model-based detection reduces false containment relative to ungoverned expansion because multivariate context reduces spurious triggers, yet it still increases review load compared to baseline, which can be problematic during surges.

The governed architecture achieves a low false containment probability comparable to baseline while maintaining improved yield reliability, indicating that governance can decouple reliability improvement from operational disruption. This occurs because staged containment avoids full holds for uncertain signals and because drift-aware metrology validation reduces spurious signals caused by tool mismatch and calibration drift. The engineering interpretation is that reliability is not equivalent to aggressiveness; it is achieved by allocating response intensity based on evidence strength and by ensuring that the system's monitoring does not create more instability than it prevents.

Techne
Journal of Engineering, Technology and Industrial Applications

Table 3. Expected yield-loss index under drift surge

Metric	A Baseline SPC	B More inspection ungoverned	C Model-based detection	D Two-tier governed
Drift surge factor (relative)	1.0	1.0	1.0	1.0
Expected yield-loss index (normalized)	1.00	0.97	0.84	0.71
Yield-loss tail (95th percentile index)	2.10	2.35	1.72	1.35

Source: data proceed

Table 3 emphasizes that the most consequential benefit of governance is tail reduction under drift surges, when multiple tools and steps exhibit increased variability and when the monitoring system is at risk of overload. In this regime, simply increasing inspection can reduce average yield loss modestly but can increase the tail because false containment and response delays create instability and because true excursions can still propagate when review queues saturate.



Figure 1. Excurtion timeline: Architecture A vs D Comparation

Source: data proceed

This figure illustrates the operational dynamics of Architecture D as a system that is not merely responsive but fundamentally anticipatory when faced with process degradation. In the initial phase, metrology metrics remain stable until a drift point occurs, causing technical parameters to deviate from the baseline. Within a conventional framework like Architecture A, a heavy reliance on static thresholds and manual procedures creates a dangerous latency between the initial alarm trigger and actual containment. This keeps the "exposure window" wide open, allowing the production line to continue processing materials under suboptimal conditions, resulting in a massive risk to yield with an exposure volume reaching 1,200 wafers.

Architecture D demonstrates superior performance through its capacity-aware dynamic thresholding mechanism, which automatically recalibrates tolerance limits as anomalies emerge. By integrating real-time data, this architecture accelerates detection time threefold compared to standard systems, followed immediately by the automated isolation of suspect lots. This rapid response drastically narrows the exposure window, successfully suppressing the volume of at-risk wafers to only 400 units. The transformation from a reactive excursion management style into a proactive decision reliability pipeline ensures that operational stability is maintained, financial losses are minimized, and the integrity of the entire production chain is protected against extreme process drift (Kim et al., 2020; Nakata et al., 2017).

Model-based detection improves tail behavior by detecting excursions earlier and more consistently, yet its tail remains higher than the governed architecture because capacity constraints and calibration fragility can still allow some excursions to propagate. The two-tier governed approach yields the strongest tail reduction by stabilizing both detection and response under surge, ensuring that the system remains effective when it is most stressed. The reduction in the 95th percentile yield-loss index is operationally meaningful because economic losses are often dominated by a small number of large excursions, and therefore tail management is a key objective of yield reliability engineering.

5. CONCLUSION

Wafer fab yield reliability is governed by uncertainty propagation through sampling-based metrology and inspection, by the timeliness and governance of containment decisions, and by capacity constraints that can create nonlinear failure modes during variability surges. The scenario-based comparative analysis demonstrates that increasing inspection without governance can reduce defect escape but can substantially increase false containment and cycle-time penalties, and it can delay containment when review capacity is overloaded, while model-based detection improves sensitivity and time-to-detection but remains vulnerable to calibration drift and capacity bottlenecks. A two-tier governed architecture that combines drift-aware metrology validation, dynamic sampling allocation based on risk and tool health, staged containment policies, and capacity-aware alarm triage reduces defect escape, reduces tail propagation, and stabilizes operational disruption, producing the lowest expected yield-loss index and the strongest reduction in tail losses under drift surges.

REFERENCES

1. Chandu, H. S. (2023). A survey of semiconductor wafer fabrication technologies: Advances and future trends. *Int. J. Res. Anal. Rev*, *10*(04), 344–349.
2. Chen, X., Xie, Y., Sheng, Y., Tang, H., Wang, Z., Wang, Yu, Wang, Yin, Liao, F., Ma, J., & Guo, X. (2021). Wafer-scale functional circuits based on two dimensional semiconductors with fabrication optimized by machine learning. *Nature Communications*, *12*(1), 5953.
3. Chien, C.-F., Liu, C.-W., & Chuang, S.-C. (2017). Analysing semiconductor manufacturing big data for root cause detection of excursion for yield enhancement. *International Journal of Production Research*, *55*(17), 5095–5107.
4. Durowoju, E. S., & Olowonigba, J. K. (2024). Machine learning-driven process optimization in semiconductor manufacturing: A new framework for yield enhancement and defect reduction. *Int J Adv Res Publ Rev*, *1*(4), 110–130.
5. Fan, S.-K. S., Hsu, C.-Y., Jen, C.-H., Chen, K.-L., & Juan, L.-T. (2020). Defective wafer detection using a denoising autoencoder for semiconductor manufacturing processes. *Advanced Engineering Informatics*, *46*, 101166.
6. Foster, L., & Pillai, D. (2017). 300 mm wafer fab logistics and automated material handling systems. In *Handbook of Semiconductor Manufacturing Technology* (pp. 1551–1617). CRC Press.
7. Fowler, J. W., Mönch, L., & Ponsignon, T. (2015). Discrete-Event Simulation for Semiconductor Wafer Fabrication Facilities: A Tutorial. *International Journal of Industrial Engineering*, *22*(5).
8. Gallo, C., & Capozzi, V. (2020). A Wafer Bin Map “Relaxed” Clustering Algorithm for Improving Semiconductor Production Yield. *Open Computer Science*, *10*(1), 231–245.
9. Jang, S.-J., Kim, J.-S., Kim, T.-W., Lee, H.-J., & Ko, S. (2019). A wafer map yield prediction based on machine learning for productivity enhancement. *IEEE Transactions on Semiconductor Manufacturing*, *32*(4), 400–407.
10. Jiang, D., Lin, W., & Raghavan, N. (2020). A novel framework for semiconductor manufacturing final test yield classification using machine learning techniques. *Ieee Access*, *8*, 197885–197895.
11. Jiang, D., Lin, W., & Raghavan, N. (2021). A Gaussian mixture model clustering ensemble regressor for semiconductor manufacturing final test yield prediction. *Ieee Access*, *9*, 22253–22263.
12. Kang, K., Xie, S., Huang, L., Han, Y., Huang, P. Y., Mak, K. F., Kim, C.-J., Muller, D., & Park, J. (2015). High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature*, *520*(7549), 656–660.
13. Kang, S., Cho, S., An, D., & Rim, J. (2015). Using wafer map features to better predict die-level failures in final test. *IEEE Transactions on Semiconductor Manufacturing*, *28*(3), 431–437.
14. Kim, D., Kim, M., & Kim, W. (2020). Wafer edge yield prediction using a combined long short-term memory and feed-forward neural network model for semiconductor manufacturing. *IEEE Access*, *8*, 215125–215132.
15. Kim, S. H., & Lee, Y. H. (2016). Synchronized production planning and scheduling in semiconductor fabrication. *Computers & Industrial Engineering*, *96*, 72–85.
16. Kopp, D., Hassoun, M., Kalir, A., & Mönch, L. (2020). SMT2020—A semiconductor manufacturing testbed. *IEEE Transactions on Semiconductor Manufacturing*, *33*(4), 522–531.
17. Kwon, J., Seol, M., Yoo, J., Ryu, H., Ko, D.-S., Lee, M.-H., Lee, E. K., Yoo, M. S., Lee, G.-H., & Shin, H.-J. (2024). 200-mm-wafer-scale integration of polycrystalline molybdenum disulfide transistors. *Nature Electronics*, *7*(5), 356–364.

18. Lee, D.-H., Yang, J.-K., Lee, C.-H., & Kim, K.-J. (2019). A data-driven approach to selection of critical process steps in the semiconductor manufacturing process considering missing and imbalanced data. *Journal of Manufacturing Systems*, *52*, 146–156.
19. Lee, H., Lee, J., Kim, S. M., Lee, C., Han, S., Kim, M., Kwon, W., Park, S.-K., Vukkadala, P., & Awasthi, A. (2015). Improvement of process control using wafer geometry for enhanced manufacturability of advanced semiconductor devices. *Metrology, Inspection, and Process Control for Microlithography XXIX*, *9424*, 216–225.
20. Lee, T.-E., Kim, H.-J., & Yu, T.-S. (2023). Semiconductor manufacturing automation. In *Springer Handbook of Automation* (pp. 841–863). Springer.
21. Nakata, K., Orihara, R., Mizuoka, Y., & Takagi, K. (2017). A comprehensive big-data-based monitoring system for yield enhancement in semiconductor manufacturing. *IEEE Transactions on Semiconductor Manufacturing*, *30*(4), 339–344.
22. Neumaier, D., Pindl, S., & Lemme, M. C. (2019). Integrating graphene into semiconductor fabrication lines. *Nature Materials*, *18*(6), 525–529.
23. Osowiecki, W. T., Coogans, M. J., Sriraman, S., Ranjan, R., Lu, Y. J., & Fried, D. M. (2024). Achieving sustainability in the semiconductor industry: The impact of simulation and ai. *IEEE Transactions on Semiconductor Manufacturing*, *37*(4), 464–474.
24. Phua, C., & Theng, L. B. (2020). Semiconductor wafer surface: Automatic defect classification with deep CNN. *2020 IEEE Region 10 Conference (TENCON)*, 714–719.
25. Taha, K., Salah, K., & Yoo, P. D. (2017). Clustering the dominant defective patterns in semiconductor wafer maps. *IEEE Transactions on Semiconductor Manufacturing*, *31*(1), 156–165.
26. Tsuda, T., Inoue, S., Kayahara, A., Imai, S., Tanaka, T., Sato, N., & Yasuda, S. (2015). Advanced semiconductor manufacturing using big data. *IEEE Transactions on Semiconductor Manufacturing*, *28*(3), 229–235.
27. Wang, J., & Zhang, J. (2016). Big data analytics for forecasting cycle time in semiconductor wafer fabrication system. *International Journal of Production Research*, *54*(23), 7231–7244.
28. Xu, H.-W., Qin, W., Lv, Y.-L., & Zhang, J. (2022). Data-driven adaptive virtual metrology for yield prediction in multibatch wafers. *IEEE Transactions on Industrial Informatics*, *18*(12), 9008–9016.
29. Yuan-Fu, Y. (2019). A deep learning model for identification of defect patterns in semiconductor wafer map. *2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)*, 1–6.
30. Zhang, F., Song, J., Dai, Y., & Xu, J. (2020). Semiconductor wafer fabrication production planning using multi-fidelity simulation optimisation. *International Journal of Production Research*, *58*(21), 6585–6600.
31. Ziarnetzky, T., Mönch, L., & Uzsoy, R. (2019). Simulation-based performance assessment of production planning models with safety stock and forecast evolution in semiconductor wafer fabrication. *IEEE Transactions on Semiconductor Manufacturing*, *33*(1), 1–12.